I saw there is a PTP (IEEE-1588) description in the following OCP document:
And there is an block diagram in it like this:
Few questions for this architecture:
1. On which hardware platform is this application stack been applied to?
2. For applying such application, is any specific interface defined for “Clock driver” and “HW Clock” implementation?